



Normal Mode



CTC Mode



1 sec using the 8-bit Timer/Counter0 16 MHz operating under Normal mode.

```
.include "m128def.inc"
.def mpr = r16
.def counter = r17
...
.ORG $0000
.RJMP Initialize
.ORG $0020
.RCALL Reload_counter
.RETI
.ORG $0046 ; End of interrupt vectors

Initialize:
LDI mpr, 0b00000100 ; Enable interrupt on Timer/Counter0 overflow
OUT TIMSK, mpr
SEI
LDI mpr, 0b00000111 ; Set prescalar to 1024
OUT TCCR0, mpr
LDI mpr, 99 ; Load the value for delay
OUT TCNT0, mpr
LDI counter, 100 ; Set timer
OOP:
CPI counter, 0 ; Repeat for 100 times
BRNE LOOP
...
:reload_counter:
PUSH mpr
LDI mpr, 16
OUT TCNT0, mpr ; Load the value for delay
DEC counter
POP mpr
RET

:USART1
ldi mpr, (1<<UDRE1)
sts UCSR1A, mpr ; Double USART transmit speed
Set baudrate at 2400bps
ldi mpr, high(832) ; Load high byte of 0x0340
sts UBRR1H, mpr ; UBRR0H in extended I/O space so sta
ldi mpr, low(832) ; Load low byte of 0x0340
sts UBRR1L, mpr
Enable receiver and enable receive interrupts
ldi mpr, (1<<RXEN1 | 1<<RXCIE1)
sts UCSR1B, mpr
Set frame format: 8data bits, 2 stop bit
ldi mpr, (0<<UMSEL1 | 1<<USSS1 | 1<<UCSZ11 | 1<<UCSZ10)
sts UCSR1C, mpr ; set to Asynchronous mode, 2 stop bits, 8 bit cha:
```

initUSART0:

```
; Port E set up - pin1 output
ldi mpr, 0b00000010 ; configure USART0
out DDRE, mpr ; pin direction output
; Set Baud rate
ldi mpr, 51 ; set baud rate to 19,200 with f = 16 MHz
out UBRR0L, mpr ; UBRR0H already initialized to $00
; Enable transmitter
ldi mpr, (1<<TXEN0)
out UCSR0B, mpr
; Set asynchronous mode
ldi mpr, (0<<UMSEL0)
sts UCSR0C, mpr ; UCSR0C in extended I/O space, use sts
; Set frame format
ldi mpr, (0<<USSB0|0<<UPM01|0<<UPM00|0<<UCSZ02|1<<UCSZ01|1<<UCSZ00)
sts UCSR0C, mpr ; UCSR0C in extended I/O space, use sts
; Disable interrupt
ldi mpr, (0<<TXCIE0)
out UCSR0B, mpr ; Disable interrupt
• 8 data bits, 1 stop bit, and no parity
• 19,200 baud rate
• Transmitter enabled
• Normal asynchronous mode operation
• No interrupts
ISCn1:0 External Interrupt n Sense Control Bits
00 - Low level generates an interrupt request.
01 - Reserved (for ISC3-0)
Any logical change on generates an interrupt request (ISC7-4)
10 - Falling edge generates an interrupt request.
11 - Rising edge generates an interrupt request.
```

External Interrupt Flag Register (EIFR)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | EIFR |
|---------|---------|---------|---------|---------|---------|---------|---------|--------------------------------------|
| R/W (0) | INTFn = 1 Triggers interrupt request |

16-bit Timer/Counter1 with the system clock frequency of 16 MHz using the Normal mode.

$$\text{value} = 65535 - (1 \text{ ms} / (\text{prescale} \times 62.5 \text{ ns})) = 65535 - (16000/\text{prescale})$$

; AVR assembly code - Wait 1 ms

WAIT_1msec:

```
LDI mpr, 0b00000001 ;
OUT TCCR1B, mpr ; Set prescalar to 1
LDI mpr, low(49535) ;
OUT TCNT1L, mpr ; (Re)load the low byte of value for delay
LDI mpr, high(49535) ;
OUT TCNT1H, mpr ; (Re)load the high byte of value for delay
LOOP:
IN mpr, TIFR ; Read in TOV1
ANDI mpr, 0b00000100 ; Check if its set
BREQ LOOP ; Loop if TOV1 not set
LDI mpr, 0b00000100 ; Reset TOV1
OUT TIFR, mpr ; Note - write 1 to reset
RET
```

WAIT_1sec:

```
LDI R30, low(1000) ; Load low byte of count = 1000
LDI R31, high(1000) ; Load high byte of count = 1000
Loopy:
RCALL WAIT_1msec ; Call 1 msec delay subroutine
SBIW R30, 1 ; Decrement counter
BREQ Check_Upper
RJMP Loopy
Check_Upper:
BREQ Skip
RJMP Loopy
Skip: nop
ret
```

USART_Transmit:

```
:sbis UCSR1A, UDRE1 ; Loop until UDR0 is empty
ldi mpr, UCSR1A
cpi mpr, 0b00100000 ; checks 5th bit, UDRE1 if it is set
brne transmit
rjmp USART_Transmit

transmit: nop
sts UDR1, loadcmd ; Move data to Transmit Data Buffer
ret
```

External Interrupt Mask register (EIMSK)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | EIMSK |
|---------|---------|---------|---------|---------|---------|---------|---------|----------------------------|
| R/W (0) | INTn = 1 Enables interrupt |

External Interrupt Control Register A (EICRA)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | EICRA |
|---------|---------|---------|---------|---------|---------|---------|---------|-------|
| R/W (0) | |

External Interrupt Control Register B (EICRB)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | EICRB |
|---------|---------|---------|---------|---------|---------|---------|---------|-------|
| R/W (0) | |

Opcode extension

| | |
|---------------------------------------|-----|
| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 0 0 |
|---------------------------------------|-----|

Group A 0 0 1 1 Defines different arithmetic & logic operations add

| | |
|---------------------------------------|-----|
| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 0 1 |
|---------------------------------------|-----|

Group B 1 0 Defines different immediate operations ori

| | |
|---------------------------------------|-----|
| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 1 0 |
|---------------------------------------|-----|

'aa' defines X,Y, or Z register
'+' defines post-increment
'-' defines pre-decrement

| | | |
|-----------|---------|----|
| 0 1 0 0 0 | a a - + | ld |
| 0 1 0 0 1 | a a - + | st |

Group C 0 1 0 1 0 1 1 1 call

| | |
|-----|-------|
| 1 1 | 0 0 1 |
|-----|-------|

Group D 1 1 0 0 Defines different conditions breq

