ADC - Add with Carry Adds two registers and the contents of the C flag and places the result in the destination register Rd. 0001 11rd dddd rrrr

ADD - Add without Carry Adds two registers without the C flag and places the result in the destination register Rd. Rd  $\leftarrow$  Rd + Rr. 0000 11rd dddd rrrr

ADIW - Add Immediate to Word Adds an immediate value (0-63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers. This instruction is not available in all devices. Refer to the device specific instruction set summary. Rd+1:Rd - Rd+1:Rd + K. 1001 0110 KKdd KKKK

BRCC - Branch if Carry Cleared Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is cleared. If C = 0 then PC <- PC + k + 1, else PC <- PC + 1. 1111 01kk kkkk k000

BRNE - Branch if Not Equal. Conditional relative branch. Tests the Zero flag (Z) and branches relatively to PC if Z is cleared. If Rd 🗲 Rr (Z = 0) then PC + PC + k + 1, else PC + PC + 1. 1111 01kk kkkk k001

CP- Compare. This instruction performs a compare between two registers Rd and Rr. None of the registers are changed. All conditional branches can be used after this instruction. CP Rd, Rr 0 ≤ d ≤ 31, 0 ≤ r ≤ 31 PC ← PC + 1. 0001 01rd dddd rrrr

LD - Load Indirect from data space to Register using Index X. Loads one byte indirect from the data space to a register. LD Rd, X. 1001 000d dddd 1100

LDI - Load Immediate. Loads an 8 bit constant directly to register 16 to 31. LDI Rd,K. 1110 KKKK dddd KKKK

MOV - Copy Register. This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr. MOV Rd, Rr. 0010 11rd dddd rrrr MUL- Multiply Unsigned. This instruction performs 8-bit × 8-bit → 16-bit unsigned multiplication. result placed in r1, r0 (HL). MUL Rd,Rr. 1001 11rd dddd rrrr

NEG- Two's Complement. Replaces the contents of register Rd with its two's complement; the value \$80 is left unchanged. NEG Rd. 1001 010d dddd 0001

SBC- Subtract with Carry. Subtracts two registers and subtracts with the C flag and places the result in the destination register Rd. SBC Rd, Rr. 0000 10rd dddd rrrr

ST - Store Indirect From Register to data space using Index X. Stores one byte indirect from a register to data space. ST X+, r26. (i) 1001 001r rrrr 1100

SUB- Subtract without Carry. Subtracts two registers and places the result in the destination register Rd. SUB Rd, Rr. 0001 10rd dddd rrrr

ICALL - Indirect Call to Subroutine. ndirect call of a subroutine pointed to by the Z (16 bits) pointer register in the register file. 1001 0101 0000 1001

IJMP - Indirect Jump. Indirect jump to the address pointed to by the Z (16 bits) pointer register in the register file.

LPM - Load Program Memory. Loads one byte pointed to by the Z register into the destination register Rd. LPM Rd, Z. 1001 000d dddd 0100

STA -(x);  $M(x) \leftarrow M(x)$ -1,  $M(M(x)) \leftarrow AC$ , Fetch Cycle Step 1: MAR ← PC; Step 2: MDR  $\leftarrow$  M(MAR), PC  $\leftarrow$  PC+1 Step 3: IR ← MDR opcode , MAR← MDR address ; Read inst. & increment PC Execute Cycle Step 1: MDR  $\leftarrow$  M(MAR) ; Get EA+1 from memory (i.e., M(x)) Step 2: TEMP ← AC ; Save AC to TEMP Step 3: AC ← MDR ; Decrement EA+1 Step 4: AC ← AC -1 ; Step 5: MDR  $\leftarrow$  AC ; Store EA into M(x) Step 6:  $M(MAR) \leftarrow MDR$ ; Step 7: AC ← TEMP ; Restore AC Step 8: MAR ← MDR ; Have MAR point to EA

Step 9: MDR  $\leftarrow$  AC ; Store content of AC into M(M(x))=M(EA)

Step 10: M(MAR) ← MDR ; adiw ZH:ZL.32 Fetch cycle Step 1: MAR ← PC Step 2: MDR ← M(MAR), PC ← PC+1 ; Get the high byte of the instruction and increment PC Step 3: IR  $\leftarrow$  MDR ; At this point, CU knows this is adiw Step 4: MAR ← PC: Step 5: MDR ← M(MAR), PC ← PC+1 ; Get the low byte of the instruction and increment PC Execute cycle Step 6: AC ← R30 Step 7: AC ← AC + MDR : Add 32 to ZL Step 8: R30 ← AC ; Add 32 to ZL Step 9: AC ← R31 Step 10: If (C==1) then AC  $\leftarrow$  AC +1 ; Increment ZH if there was a carry

Step 11: R31 ← AC ; Write it back to register file

ICALL : Fetch cvcle

Step 1: MAR ← PC:

Step 2: MDR ← M(MAR), PC ← PC+1 ; Get the high byte of the instruction and increment PC

Step 3: IR(15...8) ← MDR

Step 4: MAR ← PC;

Step 5: MDR  $\leftarrow$  M(MAR), PC  $\leftarrow$  PC+1 ; Get the low byte of the instruction and increment PC

Step 6: IR(7...0) ← MDR ; At this point, CU knows this is an ICALL; Execute cycle

The return address is pushed onto the stack

Step 7: MDR  $\leftarrow$  PC(7...0) Step 8: MAR  $\leftarrow$  SP

Step 9: M(MAR) ← MDR, SP ← SP-1 ; Push the lower byte of return address onto stack

Step 10: MDR ← PC(15...8)

Step 11: MAR ← SP

GPRs

Step 12: M(MAR) ← MDR, SP ← SP-1 ; Push the higher byte of return address onto stack

: Put H and L target addresses of the Z register to the PC

Step 13: PC(15...8) ← R31 ; Put the H address of the target into PC Step 14: PC(7...0) ← R30 ; Put the L address of the target into PC

	O Addr.				
R0	\$00				
R1	\$01				
R2	\$02				
R3	\$03				
B4	\$04				
R5	\$05		X-, Y-, and 3	Z-registers	
T	1		mapped to	R26-R31	
R26	S1A	1 2	5		0
R27	\$1B	X-register	R27	R26	
R28	810	2	5		0
829	10	Y-register	R29	R28	
000	-	1	5		0
H30	SIE	Z-register	R31	B30	
R31	\$1F	1		1000	_

Consider the following hypothetical 1-address assembly instruction called "Store Accumulator Indirect with Pre-Decrement" of the form STA -(x);  $M(x) \leftarrow M(x)$ -1,  $M(M(x)) \leftarrow AC$ , Suppose we want to implement this instruction on the pseudo-CPU discussed in class augmented with a temporary register TEMP. An instruction consists of 16 bits: A 4-bit operation code and a 12-bit address. All operands are 16 bits. PC and MAR each contain 12 bits. AC, MDR, and TEMP each contain 16 bits, and IR is 4 bits. Give the sequence of microoperations required to implement the Execute cycles for the above STA -(x) instruction. Your solution should result in minimum number of microoperations. Assume PC is currently pointing to the STA instruction and only PC and AC have the capability to increment/decrement itself. This instruction does not modify the original content of the AC. Fetch cycle is given below

Consider the internal structure of the pseudo-CPU discussed in class augmented with a single-port register file (i.e., only one register value can be read at a time) 32 8-bit registers (R31-R0) and a carry bit (C-bit), which is set/reset after each arithmetic operation. Suppose the pseudo-CPU can be used to implement the AVR instruction adiw ZH:ZL,32 (Add immediate to word). adiw is a 16-bit instruction, where the upper byte represents the opcode and the lower byte represents an immediate value, i.e., " 32 " (do not worry about the fact that the actual format is slightly different). Give the sequence of microoperations required to Fetch and Execute the adiw instruction. Your solutions should result in exactly 5 cycles for the fetch cycle and 6 cycles for the execute cycle. Assume the memory is organized into addressable bytes (i.e., each memory word is a byte), MDR, IR, and AC registers are 8-bit wide, and PC and MAR registers are 16-bit wide. Also, assume Internal Data Bus is 16-bit wide and thus can handle 8-bit or 16-bit (as well as portion of 8-bit or 16-bit) transfers in one microoperation and only PC and AC have the capability to increment itself.

Consider the internal structure of the pseudo-CPU discussed in class augmented with a single-port register file (i.e., only one register value can be read at a time) containing 32 8-bit registers (R0-R31) and a Stack Pointer (SP). Suppose the pseudo-CPU can be used to implement the AVR instruction ICALL (Indirect Call to Subroutine) ICALL pushes the return address onto the stack and jumps to the 16-bit target address contained in the Z register. Give the sequence of microoperations required to Fetch and Execute AVR's ICALL instruction. Your solutions should result in exactly 6 cycles for the fetch cycle and 8 cycles for the execute cycle. Assume the memory is organized into addressable bytes (i.e., each memory word is a byte), MDR register is 8-bit wide, and SP, PC, IR, and MAR are 16-bit wide. Also, assume Internal Data Bus is 16-bit wide and thus can handle 8-bit or 16-bit (as well as portion of 8-bit or 16-bit) transfers in one microoperation and SP has the capability to increment/decrement itself. Clearly state any other assumptions made.



Things to remember:

Stack starts high and decrements as stuff is placed on it. Arithmetic: converting dec to binary: do you need x to get y? yes=1, no = 0.

Dec to Hex: divide number by 16 and that is high byte, low byte = original number - the closest you got.

## Two's complement:

Two's complement is the way every computer I know of chooses to represent integers. To get the two's complement negative notation of an integer, you write out the number in binary. You then invert the digits, and add one to the result.

Decimal	Hex	Binary
0	0	00000000
1	1	0000001
2	2	00000010
3	3	00000011
4	4	00000100
5	5	00000101
6	6	00000110
7	7	00000111
8	8	00001000
9	9	00001001
10	а	00001010
11	b	00001011
12	с	00001100
13	d	00001101
14	е	00001110
15	f	00001111
16	10	00010000

Assembler Directives

ORG: Tells the assembler where to put the instructions that follow it.

.ORG 0x37

EXIT: Tells the assembler to stop assembling the file

EQU: Assigns a value to a label.

Syntax: .EQU label = expression .EQU io offset = 0x23

BYTE: Reserves memory in data memory

Syntax: label: .BYTE expression

var: .BYTE 1

DB: Allows arbitrary bytes to be placed in the code.

Syntax: label: .DB expressionlist consts: .DB 0, 255, 0b01010101, -128, 0xaa

Text: .DB "This is a text.

DW: Allows 16-bit words to be placed into the code

0

C

RAW (0)

Syntax: label: .DW expressionlist

varlist: .DW 0,0xffff,0b1001110001010101,-32768,65535 INCLUDE: Tells the assembler to read from the specified file. Syntax: .INCLUDE filename

.INCLUDE "m128def.inc"

## I/O Register \$3F Status Register (SREG) 6 5 4 з 2 s v 7 т н N R/W (0) RAW (0) R/W (0) R/W (0) R/W (0) RAW (0)

- Bit 7 Global Interrupt Enable
- Bit 6 Bit- Copy Storage
  - Bit 5 Half Carry Flag
- Bit 4 Sign Bit

7

1

RAW (0)

- Bit 3 Two's Complement Overflow Flag
- Bit 2 Negative Flag
- Bit 1 Zero Flag
- Bit 0 Carry Flag

Consider the implementation of the CPI Rd,K (Compare Register with Immediate) instruction on instruction on the enhanced AVR datapath the enhanced AVR datapath.

(a) List and explain the sequence of microoperations required to implement CPI Rd,K. EX: Rd - K

(b) List and explain the control signals and the Register Address Logic (RAL) output for the CPI Rd,K instruction.

EX: The content of Rd is read from the Register

operation does not have to be stored back into the register file. All other control signals can be don't need to be set to 0's so that the memory and the prevent PC and SP from being overwritten. Note overwritten in the fetch (i.e., next) cycle

EX

x

0

0

0010

XX

XX

х

XXXX

IB NB

Control

Signals

PCh en PCl\_en

NPC en SP en DEMUX MA

MB ALU\_f

MC

RF\_wA RF\_wB MD ME DM r DM w MF MG Adder f

Inc Dec MH

MI

MJ

MK ML IR en PC\_en Consider the implementation of the LD Rd,Y+ (Load Indirect and Post-Increment) (a) List and explain the sequence of microoperations required to implement LD

Rd,Y+. - EX1: DMAR ¬ Yh:YL, Yh:YI ¬ Yh:YI + 1 EX2: Rd ¬ M[DMAR] (b) List and -explain the control signals and the Register Address Logic (RAL) output for the LD Rd.Y+, Instruction,

EX1: The contents of Yh and YI are read from the Register File by providing Yh and same time, Y is incremented by one by the Address Adder (via MUXG) by setting Adder\_f to 01, and then latched onto YH and YL (via MUXC) by setting both RF\_wA File by providing the register identifier Rd to rA. At and RF\_wB to 1's and providing Yh and YI to wA and wB, respectively. All other the same time, the constant K from the instruction control signals can be don't cares except DM\_w, which needs to be set to 0 so that is routed (via the Alignment Unit) through MUXA the memory is not overwritten, and IR\_en, PC\_en, as well as PCh\_en and PCI\_en, by setting MA to 0. The ALU then performs a and SP\_en, which are all set to 0's to prevent IR, PC\_en, as well as PCh\_en and PCI\_en, location by setting MA to 0. The ALU then performs a and SP\_en, which are all set to 0's to prevent IR, PC, and SP, respectively, from pointed to by SP, i.e., subtract operation (ALU\_f = 0010), which then sets being overwritten. The RAL output for rA and rB are set to Yh and YI, respectively, so address to the Data M the appropriate condition flags (e.g., C, Z, N, V, and that the upper and lower bytes of Y can be read from the register file. This is also the DEMUX to the upper S flags in SREG). Note that the result of the ALU case for wA and wB since updated value of Y needs to be written back. byte of PC, i.e., PChi

EX2: The content of DMAR is routed through MUXE and used to fetch the operand from Data Memory. The fetched operand is routed through MUXB and MUXC to the prevent the cares except DM\_w, RF\_wA, and RF\_wB, which inB of the register file and written by setting RF\_wB to 1. All other control signals can register file, Data Memory, IR, and PC from being overwritten with unwanted values be don't cares except DM\_w, which needs to be set to 0 so that the memory is not respectively, from being overwritten. Note that IR\_en can be "don't care" since this is All other control signals can be don't cares except Sp\_en, RF\_wA/RF\_wB, DM\_w and PC\_en (as well as

that IR\_en can be "don't care" since this is the last the last execute cycle and the IR register will be overwritten in the fetch (i.e., next) (the only) execute cycle and the IR register will be cycle. The RAL output for wB has to be set to Rd because the loaded value from

Consider the implementation of the RET (Return from Subroutine) instruction on the enhanced AVR datanath

(a) List and explain the sequence of microoperations required to implement RET. - EX1: SP ¬SP +1, EX2: PCh - M[SP], SP - SP +1, EX3: PCI - M[SP]

(b) List and explain the control signals and the Register Address Logic (RAL) output for the RET instruction EX1: The content of SP is routed to the Increment/Decrement Unit, and incremented by setting Inc\_Dec to 0. The incremented SP is then relatched onto SP by setting SP\_en to 1. All other control signals can be "don't YI to rA and rB, respectively. Yh:YI or Y is routed to DMAR by setting MH to 0. At the cares" except RF\_wA/RF\_wB, DM\_w, IR\_en, and PC\_en (as well as PCh\_en and PCLen), which all need to be set to 0's to prevent the register file, Data Memory, IR, and PC from being overwritten with unwanted values

EX2: The content of SP is routed to the Increment/Decrement Unit, and incremented by setting Inc\_Dec to 0. The incremented SP is then relatched onto SP by setting SP en to 1. At the same time, the Data Memory location

pointed to by SP, i.e., M[SP], which is the higher byte of the return address, is read by providing SP as an ubtract operation (ALU\_f= 0010), which then sets being overwritten. The RAL output for rA and rB are set to Yh and YI, respectively, so address to the Data Memory by setting ME to 0 and DM\_r to 1. The read value is then routed through

byte of PC, i.e., PCh by setting DEMUX to 1 and PCh\_en to 1. All other control signals can be don't cares except RF\_wA/RF\_wB, DM\_w, IR\_en, and PC\_en (as well as PCI\_en), which all need to be set to 0's to

EX3: The Data Memory location pointed to by SP, i.e., M[SP], which is the lower byte of the return address, People and PCI\_en and PCI\_en are set to 0's to the set to 0 to prevent the PC register, the SP register file, value is then routed to DEMUX to the lower byte of PC, i.e., PCI, by setting DEMUX to 0 and PCI\_en to 0 to 0 and PCI\_en to 0 and value is then routed to DEMUX to the lower byte of PC, i.e., PCI, by setting DEMUX to 0 and PCI\_en to 1.

> PCh\_en),, which all need to be set to 0's to prevent the SP, register file, Data Memory, and PC from being overwritten with unwanted values. Note that IR en can be "don't care" since this is the last execute cycle IR register will be overwritten in the Fetch (i.e., next) cvcl

_	monitor	1																			
	Control	10	LD R	d, Y+	Control		RC	ALL	Control	IC		LPM		3.2	5 5		Control			RET	
2	Signals	IF	EX1	EX2	Signals	IF	EXI	EX2	Signals	IF.	EX1	EX2	EX3	°  >	BA	22	Signals	II.	EX1	EX2	EX3
F	MJ	0	x	x	MJ	0	x	1	MJ	0	x	x	x			put F	MJ	0	x	x	x
	MK	0	x	x	MK	0	x	x	MK	0	X	x	X	++-	++-	-	MK	0	x	x	x
	ML	0	x	x	ML	0	x	x	ML.	0	<u>x</u>	0	X			-	ML	0	x	x	x
	IR en	1	0	x	IR en	1	0	x	PC en	+	0	0	0	××	××	N	IR en	1	0	0	x
6	PC en	1	0	0	PC en	1	x	1	PCh en	0	0	0	0				PC en	1	0	0	0
RC	PCh en	0	0	0	PCh en	0	0	0	PCI en	0	0	0	0	H	H	H	PCh en	0	0	1	0
	PCI en	0	0	0	PCI en	0	0	0	NPC en	1	x	x	x	1		20	PC1 en	0	0	0	1
×	NPC en	1	x	x	NPC en	1	0	x	SP_en	0	0	0	0		20	12 13	NPC en	1	x	x	x
-	SP en	0	0	0	SP en	0	1	1	DEMUX	x	x	x	x	Ш			SP en	0	1	1	0
	DEMUX	x	x	x	DEMUX	x	x	x	MA	x	x	х	x				DEMUX	x	x	1	0
T	MA	x	x	x	MA	x	x	x	MB	x	x	x	x	××	* *	EX.	MA		2		
1	MB	x	x	1	MB	x	x	x	ALU_f x	XXXX	XXXX	XXXX	XXX			ω.	MD	~			A
ľ	ALU f	XXXX	XXXX	XXXX	ALU f	XXXX	XXXX	XXXX	MC PE wA	XX	XX	<u>xx</u>	10				ALLIE	X	A	A	A.
-1	MC	XX	01	00	MC	XX	01	01	REWR	0	0	0	1	BA	wB	0 -	MC	XXX	XXXX	XXXX	XXXX
	RF wA	0	1	0	REWA	0	0	0	MD	x	x	×	*		1	· 전 전	DE			AA O	~~~
ŀ	REWB	0	i	1 I	REWR	0	0	0	ME	x	x	x	x			£.	RF WA	0	0	0	0
۳	MD	*			MD		1 0		DM r	x	x	x	x	H		Н	KF WD	0	0	0	0
1-1	ME	v	×	î	MD	X	0	0	DM_w	0	0	0	0	NN		e l	MD	x	X	X	X
	DM r	x	x	i	ME	X	0	0	MF	x	x	x	x		2	-	ME	x	x	0	0
1	DM w	0	0	0	DM r	x	0	0	MG	x	1	x	x			_	DMT	x	X	1	1
ŀ	ME		~		DM w	0	1	1	Adder f	XX	11	XX	XX	11		_	DM w	0	0	0	0
Ŀ	MG	~	1	2	MF	X	X	0	Inc Dec	x	X	X	X	××	x x	XF	MF	X	X	X	X
P	Adder f		01		MG	X	x	0	MI	X	X	X	X			2	MG	X	X	X	X
	Adder_I	AX	01	XX	Adder_f	XX	XX	00	MI	A	X	X	<u>x</u>	++	-	- 1	Adder_f	XX	XX	XX	XX
	Inc_Dec	x	X	X.	Inc Dec	x	1	1							_	m	Inc_Dec	X	0	0	X
	MH	x	0	x	MH	X	X	x						××	x	ă	MH	X	x	x	X
	MI	x	x	x	MI	x	0	1								1 I	MI	x	x	x	X

BIT AND BIT-TEST INSTRUCTIONS

Consider the implementation of the RCALL (Relative Call to Subroutine) instruction on the enhanced AVR datapath

(a) List and explain the sequence of microoperations required to implement RCALL - EX1: M[SP] ← RARI, SP ← SP - 1 EX2: M[SP] ← RARh, SP ← SP - 1, PC ← NPC + se k

(b) List and explain the control signals and the Register Address Logic (RAL) output for the RCALL instruction

EX1: SP provides the address for the Data Memory by setting ME to 0, and then RARI is written to the Data Memory by setting MI to 0, MD to 0 and DM\_w to 1. At the same time, SP is decremented using the Increment/Decrement Unit by setting Inc\_Dec to 1 and latched onto the SP by setting SP\_en to 1. All other control signals can be "don't cares" except IR en and NPC en, which need to be set to 0's to prevent the IR register and the NPC register (as well as RAR) from being overwritten. Note that PC\_en can be don't care since PC will be overwritten in EX2. Finally, RAL output can be all don't cares because the register file is not used.

EX2: SP provides the address for the Data Memory by setting ME to 0, and then RARh is written to the Data Memory by setting MI to 1, MD to 0 and DM\_w to 1. At the same time, SP is decremented using the Increment/Decrement Unit by setting Inc\_Dec to 1 and latched on to the SP by setting SP\_en to 1. In addition, NPC and se K are added using the Address Adder by setting MG to 0, MF to 0, and Adder f to 00. The resulting target address is latched onto the PC by setting MJ to 1and PC\_en to 1. All other control signals can be don't cares. Note that IR\_en can be "don't care" since this is the last execute cycle and the IR register will be overwritten in the fetch (i.e., next) cycle. Also, NPC\_en can be "don't care" because the content of RAR (as well as NPC) will not change until the end of the cycle, so there is no danger of the return address in RAR being modified while the RARh is pushed onto the stack, and will be updated by the fetching of the instruction from the target anyway. Finally, RAL output can be all don't cares because the register file is not used.

Consider the implementation of the LPM (Load Program Memory) instruction on the enhanced AVR datapath. (a) List and explain the sequence of microoperations required to implement LPM. - EX1: PMAR ← Zh:ZI EX2: MDR ← M[PMAR] EX3: R0 ← MDR

(b) List and explain the control signals and the Register Address Logic (RAL) output for the LPM instruction. EX1: The Zh and ZI registers are read from the Register File by providing Zh and ZI to rA and rB, respectively. Zh:ZI \ is then latched onto the PMAR register. This is done by routing through the Address Adder by setting MG to 1 and Adder\_f to 11. All other control signals can be "don't cares" except RF\_wA and RF\_wB to prevent the register file from being updated. In addition, IR\_en, DM\_w, PC\_en, and SP\_en need to be set to 0's to prevent IR register, Data Memory, PC register, and SP register, respectively, from being overwritten. The RAL output for rA and rB are set to Zh and ZI, respectively, so that the upper and lower bytes of Z can be read from the register file.

EX2: The Program Memory is read based on PMAR by setting ML to 1, and then the value read is latched onto MDR. All other control signals can be don't cares except RF\_wA/RF\_wB, IR\_en, DM\_w, PC\_en, and SP\_en, which need to be set to 0's to prevent the register file, IR register, Data Memory, PC register, and SP register, respectively, from being overwritten. Finally, RAL output can be all don't cares because the register file is not used.

EX3: The content of MDR is written back to R0 in the register file by setting MC to 10, rB to 00000002, and RF\_wB to 1. All other control signals can be don't cares except DM\_w, PC\_en, and SP\_en, which need to be set to 0's to prevent Data Memory, PC register, and SP register, respectively, from being overwritten. Note that IR\_en can be "don't care" since this is the last execute cycle and the IR register will be overwritten in the Fetch (i.e., next) cycle. The RAL output for wB has to be set to Rd (which happens to be 0) because the loaded value from memory has to be written to a destination register

																								dres 010	5	ţ	=	ore.		LSL		R	d	Lo	gical Shift	Left			R	d(n+1) ← Rd	(n),Rd(0) $\leftarrow$ 0,C $\leftarrow$ Rd(7)
			KKK	KKK	XX	KKK		101		100	H			000		KKK	010	KKK	010	100	ž			ad ad	4	le, l	pp	eref		LSR		R	d	Lo	gical Shift	Right			R	d(n) ← Rd(n	1),Rd(7) ← 0,C ← Rd(0)
			XX	×	4 14	XX	K N		- 14	00	н	чс	1	0	0 0	×		XX	* -	*	*			LP	aa	efoi	28.	Ê		ROL		R	d	Ro	otate Left T	hrough	h Carry		R	d(0) ← C,Rd	$(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$
	ckk	H	PP	70 1	g g	T I	2 2	D I	g t	UU	T	τσ	g g	P	23	P	p -	g l	0 0	*	×			Add	10	her	9.1	3		ROR		R	d	Ro	state Right	Throug	gh Carry		R	d(7) ← C,Rd	$(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$
	R	ũ	ppp	ppp	pp	pp	p p	p d	pp	opp ppp	ddd		ppp	ddd		KK	ppp	XX	ddd	3	3			I I I	8	D, 1	5.0	00		ASR		R	d	Ar	ithmetic St	hift Righ	ht		R	d(n) ← Rd(n	•1), n=06
	1¥	PF																						Da	01	005	ē	ats		SWAR	•	R	d	Sv	vap Nibble:	s			R	d(30) ↔ Rd	(74)
	KK.	pp	<b>KKK</b>	XX	× ×	X	× ×	poo	P	poo	2	P d	P P	pid		2	po	13	1 od	×.	ž			y in ates	0	at S	pp	00		BSET		8		Fla	ag Set				S	REG(s) ← 1	
	ALY	1 -	22	2	2 2	2 2	22	0 0	-	00	-	- 0	F	0	00	0	0 0	0	0 0	0	2			dict	000	.IS	26 (	= t	5	BCLR	i.	8		Fla	ag Clear				S	$REG(s) \leftarrow 0$	
	<b>SI n</b>	11	00	00	00	0 0	0	- 0	-		0			0	-	-			-	-	0			ner 2	0	TOO	1:12	00 S.F	1	SBI		P.	b	Se	t Bit in I/O	Regist	ter		1/0	O(P, b) ← 1	
	-	0			13	==	13	100	80	100	00		000	100		100	100	100	100	-				of	KK N	H.	. C	= P		CBI		Ρ.	b	CI	ear Bit in I/	O Regi	ister		1/0	O(P, b) ← 0	
	00	010																						by te	KK N	16	8	KKP 62.		BST		R	r, b	Bit	Store from	n Regis	ster to T		т	+ Rr(b)	
	12	00																						a p	pp	IN .	pp	X DO		BLD		R	d, b	Bit	load from	T to Re	legister		R	d(b) ← T	
	Address 0000:	0046:	0047	0049	0048	0040	004E	00450	0051	0053	0054	0055	0057	0058	6500	0058	0050	0028	0055	0061	7900			2 and addr	thus KKKK d	F, and brne 112=111000	, i.e., r25:r24	herefore, KKe	11111112.	.def .ORC	5000 5000 T: R \$000 R	nt = 00 JMP 02 CALL	r17 INIT				; Ass	sume R17	is	initial:	Ly O
address \$004B) ss \$005D) ss \$005E) address \$0062)	LINI	\$0040 F2	YL, low(addrB) YH, high(addrB)	ZL, low(LAddrP)	r17, 2	XL, low(addrA)	r18, 2	r3, X+	r3,r4	r3, 2+ r4, 2+	r0, r3	r1, r4	r3, r2	Z, r3	-Z, r1	ZH:ZL, 1	r18	ZH:ZL, 1	rl7	MULI 6 OLOOP	\$0100	2 2 2	4	= 1 1110. The BYTE direction of the second s	esents tow pyte of autress immediate value is \$02, 1	ne MUL16_ILOOP is \$0041 .005E <sub>16</sub> = -000F <sub>16</sub> = -000111	1000 1 n upper four register pairs.	immediate value is 1. The pone is \$20062, and r1	= -00000000001 <sub>2</sub> = 11111	INIT	R L S L O L D S L L L	ETI DI TS DI DI DI DI DI DI DI DI	mpr, 0H EICRA, mpr, 0H EIMSK, mpr, \$0 mpr XH, hiq XL, low YH, hiq	b000 mpr b000 mpr 00 gh(C gh(I	000011 c 000001 c CTR) TR) DATA)		; Set ; to ; Ena ; Set ; Tur	ts Input detect a bbles int : Port A :n on int	Sen an i terr Dir terr	nse Contr interrupt rupt for rection 1 rupts	rol for pin INT0 ; on a rising ed pin INT0 Register for inp
k k (@ addre: kkk (@ addre: kkk kkkk (@	.org	clr	ibi	ibi	ipi	OP: 1di	ibi	OP: 1d	Inm	14	add	adc	adc	st	st et	adiw	dec	sbiw	dec	brne	duf'i	.byte	.byte	gister is r30 :	0100 0100 and the	ddress of brr hus 004F <sub>16</sub> -	ckk k = 11 tion works o	(dd=11). Th	3 <sub>16</sub> = -0001 <sub>16</sub> kkkk kkkk	WAIT .ORG	: R 0 I S	DI JMP x100 N T	YL, low WAIT MF mpr, Pl Y+, mpr count	W(DF INA r	ATA)						
<ul> <li>(b) KKKK dk</li> <li>(c) kk kkkl</li> <li>(d) KKdd K3</li> <li>(e) kkkk k3</li> </ul>		:TINI	MAIN:			MULI6_OLO		MULI6_ILO													none:	addrA: addrB:	LAddrP:	The ZL is re space ORG	00000 1110 rd = r17 = 1	The target at at \$005E. T	Thus, kk kl sbiw instruc	The target a	0062 <sub>16</sub> - 006 Thus, kkkk	. DSH CTR : DATA	G .	ET BYTE BYTE	X, cour	nt							

Write an AVR assembly code that waits for 1 sec using the Consider the AVR code segment shown below that initializes and 8-bit Timer/Counter0 with the system clock frequency of 16 MHz operating under Normal mode. This is done by doing the following: (1) Timer/Counter0 is initialized to count for 10 ms and then interrupts on an overflow: (2) The main part of the program simply loops, and for each iteration, a check is made to see if the loop has reach 100 iterations; and (3) On each interrupt, Timer/Counter0 is reloaded to interrupt again in 10 ms. The first thing that needs to be done is to calculate the value to be loaded onto Timer/Counter1. This is done by evaluating the following equation: value = 255 - (10 ms/( prescale x 62.5 ns)) = 255 - (16,000,000/prescale) We want to use a prescale value that would lead to the highest resolution (i.e., lowest prescale value) and yet satisfy the above equation, thus prescale = 1024. This leads to value = 99. Obviously, there are many ways to write this code, but here is one possibility: .include "m128def.inc" RETI .def mpr = r16 .def counter = r17 .ORG \$0000 edae RJMP Initialize .ORG \$0020 ; Timer/Counter0 overflow interrupt OUT EIMSK, mpr ; vector RCALL Reload counter RETJ .ORG \$0046 ; End of interrupt vectors Initialize: LDI mpr, 0b00000100 ; Enable interrupt on Timer/Counter0 overflow OUT TIMSK, mpr SEI ; Enable global interrupt LDI mpr, Ob00000111 ; Set prescalar to 1024 OUT TCCR0, mpr ; LDI mpr, 99 ; Load the value for delay OUT TCNT0, mpr ; LDI counter, 100 ; Set timer RET LOOP: .DSEG CPI counter, 0 ; Repeat for 100 times BRNE LOOP PORTA Reload counter: PUSH mpr LDI mpr, 16 ; OUT TCNT0, mpr ; Load the value for delay

DEC counter POP mpr RET The initialization part of the code first enables Timer/Counter0 overflow interrupt and the global interrupt. Then, the prescalar

is set to 1024, i.e., CS02 = 1, CS01 = 1, and CS00 = 1. Note that the Normal mode of operation does not have to be explicitly configured since the Waveform Generation Mode bits are all 0s at reset, i.e., WGM13-10 = 0000 (Normal mode). The next part sets the Timer/Counter0 to value = 99. Once the Timer/Counter0 is set, the program enters a loop waiting for a Timer/Counter0 overflow interrupt to occur. In addition, counter is checked to see if it has reached zero. Finally, the Reload counter routine decrements the counter, reloads the

Based on the initial register and data memory contents shown below (represented in hexadecimal), show how Consider the internal structure of the pseudo-CPU discussed in class augmented with with a single-port register these contents are modified (in *hexadecimal*) after executing each of the following AVR assembly instructions. Do not be concerned about what happens to the Status Register (SREG) after the operation. Instructions are

unrelated. (i) sbiw XH:XL, 2 (ii) 1di r27, 85 (iii) ror r2 r2, r1 (iv) adc (v) sts \$0007, r28

value, and returns.



Solution:

Since X is \$0106, subtracting 2 results in \$0104. Thus, X changes to \$0104. (i)

 (ii) R27 changes to \$55<sub>16</sub>. Thus, X changes to 5506<sub>16</sub>
 (iii) R2 is 0001101<sub>2</sub>, thus rotating it right through the carry, which is 1, results in 10001101<sub>2</sub>=8D<sub>16</sub>. Thus, R2 changes to \$8D. (iv) Status Register (SREG) indicates FF, thus C-bit (LSB) is set.

Thus,  $1B_{16} + 05_{16} + 01(carry) = 21_{16}$ 

R2 changes to \$21

(v) Since R28 is lower byte of Y registers, r28 = \$02, and thus M[0007]=\$02.

ADD -(x) M(x) <-M(x) -1, AC<-AC+(M(M(x)))

step1:MDR<-M(MAR), TEMP<-AC

- step2:AC<-MDR
- step3:AC<-AC-1
- step4:MDR<-AC
- step5:M(MAR) <-MDR
- step6:MAR<-MDR
- step7:MDR<-M(MAR), AC<-TEMP
- step8:AC<-AC+MDR

handles interrupts. Descriptions of Data Directional Register (DDRx), External Interrupt Control Registers (EICRA & EICRB), and External Interrupt Mask Register (EIMSK) are given on the following page. (a) Explain in words what the code accomplishes when it is executed. value latched on to Port A when an interrupt occurs from INTO. It then stores it to memory starting at address DATA then increments a count, which will be stored in memory location at CTR. (b) Write and explain the interrupt initialization code (lines (1)-(7)) necessary to make the interrupt service routine (starting at ISR:) work properly. More specifically. include "m128def.inc .def mpr = r16 ; Multi-purpose register .def count = r17 ; Assume R17 is initially 0 .ORG \$0000 START. R.IMP INIT .ORG \$0002 RCALL ISR INIT: LDI mpr, Ob00000011 ; Sets Input Sense Control for pin INTO STS EICRA, mpr ; to detect an interrupt on a rising LDI mpr, 0b00000001 ; Enables interrupt for pin INTO OUT DDRA, mpr ; SEI ; Turn on interrupts LDI XH, high(CTR) LDI XL, low(CTR) LDI YH, high(DATA) LDI YL, low(DATA) WAIT: RJMP WAIT .ORG 0x100F ISR: IN mpr, PINA ST Y+, mpr INC count ST X, count CTR: .BYTE 1 DATA: .BYTE 256 Engine Enable (R) Engine Direction (R Engine Direction (L Engine Enable (L) Whisker (L) Whisker (R) PORTO

Write a subroutine initUSART1 to configure ATmega128 USART1 to operate as a transmitter and sends a data every time USART1 Data Register Empty interrupt occurs The transmitter operates with he following settings: 8 data bits, 2 stop bits, and even parity, 9,600 Baud rate, Transmitter enabled, Normal asynchronous mode operation, Interrupt enabled. Assume the system clock is 16 MHz. The skeleton code is shown below: That is, explain what it does and how it does it. - This code reads an 8-bit. There are many ways to write this code but here is one possible code for initUSART1.

initUSART1: Port D set up - pin3 output ldi mpr, Ob00001000 ; Configure USART1 (Port D, pin 3) out DDRD, mpr ; Set pin direction to output ; Set Baud rate ldi mpr, 103 ; Set baud rate to 9,600 with f = 16 MHz sts UBRR1L, mpr ; UBRR1H already initialized to \$00 ; Enable transmitter and interrupt ldi mpr, (1<<TXEN1|1<<UDRIE1) ; Enable Transmitter and interrupt sts UCSR1B, mpr ; Set asynchronous mode and frame format ldi mpr, (1<<USBS1|1<<UPM11|1<<UCSZ11|1<<UCSZ10) sts UCSR1C, mpr ; UCSR1C in extended I/O space, use sts ret The first two instructions configure Pin 3, Port D for output since the USART1 is acting as a transmitter. The next two instructions set the Baud rate. This is done by calculating the UBRR value, which is (16MHz/(16x9600))-1 = 103, and then writing it into the UBRR1L register. The UBRR1H register was not written to since upper byte is \$00. The next two instructions enable the transmitter and the interrupt, which is done by setting the 3rd-bit (i.e., TXEN1) and the 5th-bit (i.e., UDRIE1) of UCSR1B. The next pair of instructions sets it LDI mpr, \$00 ; Set Port A Direction Register for input to the asynchronous mode, which is done by setting the 6th bit (i.e., UMSEL1) of UCSR1C to 0. Note that 0<<UMSEL1 is not necessary since it is already initialized to 0 on reset. This is also the case for 0<<UCSZ12 and 0<<UPM10. The frame format with 8 data bits, 2 stop bits, and even parity is set by selecting UCSZ12:0 to be 011, UPM11:0 to be 10, and USBS1 to 1. These bits are configured using (1<<USBS1|1<<UPM11|0<<UPM10|0<<UCSZ12|1<<UCSZ11|1<<UCSZ10) Also note that sts is used because UCSR1C is in the extended I/O space. Here is a possible code for SendData, which is called when USART1 Data Register Empty interrupt occurs. SendData: ld r17, X+ : Assume X points to the data to be transmitted sts UDR1, r17 ; Move data to Transmit Data Buffer Ret Consider the AVR code segment shown below that initializes I/O and interrupts for Tekbot shown below. .include "m128def.inc" .def mpr = r16 .org \$0000 rjmp INIT INIT: ldi mpr, Ob00001111 (1) ; Set DDRA to control engine out DDRA, mpr (2) ;

ldi mpr, Ob00000000 (3) ; Set DDRD to detect whiskers out DDRD, mpr (4) ldi mpr, 0b00000011 (5) ; Enable pull-up resisters for L/R whiskers out PORTD, mpr (6) ; ldi mpr, Ob00001010 (7) ; Set EICR to detect on falling edge sts EICRA, mpr (8) ;

ldi mpr, 0b00000011 (9) ; Set EIMSK

out EIMSK, mpr (10) ;

sei ; Turn on interrupts

file (i.e., only one register value can be read at a time) containing 32 8-bit registers (R0-R31) and a Stack Pointer (SP) register. Suppose the very simple CPU can be used to implement the AVR instruction RET (Return from Subroutine) with the format shown below:

Step 1.	MAR $\leftarrow$ PC,	
Step 2:	$MDR \leftarrow M(MAR), PC \leftarrow PC+1$	; Get the high byte of the instruction and increment PC
Step 3:	IR(158) ← MDR	
Step 4:	MAR $\leftarrow$ PC;	
Step 5:	$MDR \leftarrow M(MAR), PC \leftarrow PC+1$	; Get the low byte of the instruction and increment PC
Step 6:	IR(70) ← MDR	; At this point, CU knows this is RET
Step 7:	$SP \leftarrow SP+1$	
Step 8:	MAR ← SP	
Step 9:	$MDR \leftarrow M(MAR), SP \leftarrow SP+1$	; Pop the higher byte of return address from the stack
Step 10	PC(158) ← MDR	
Step 11	MAR - SP	
Step 12	$MDR \leftarrow M(MAR),$	; Pop the lower byte of return address from the stack
Step 13	$PC(70) \leftarrow MDR$	
-		

Goto fetch and Execute cycle

