Drake Vidkjer

CS 472, Fall 2017

Final Paper

The Motorola 68000 architecture, commonly referred to as the m68k or simply 68k is a historic CPU architecture first introduced in 1979 to compete with Intel’s x86 CPUs including the 8086, 8088, and 80286. Unlike it’s competitors which at the time were mainly 16 bit, the Motorola 68000 is a 32 bit CISC architecture. While originally produced in HMOS technology, over the years CPUs in the family have been produced in CMOS by third parties, and at varying clock speeds sch as 8, 10, 12.5, 16.67MHz and up to 50MHz on later models. The 68k family was originally intended as a desktop processor, appearing in early Atari, Amiga, and Macintosh computers through the 1980’s and 90’s but was replaced in favor of new architectures such as PowerPC, also developed by Motorola. While mainly being replaced in the desktop field, 68k processors are still found in embedded systems, and were also used in many printers throughout the 1990’s including Adobe’s first post-script printers. The 68k architecture was also regarded as one of the best architectures for running C code, and as a result was very influential in the UNIX market being found in SUN and SGI IRIS workstations. While still being produced today, development of the 68000 architecture ceased in 1994, with Motorola introducing their new architecture in conjunction with IBM and Apple, PowerPC.

The original 68000 is based on a 16/32 bit CISC instruction set, with a 32 bit instruction set, internal data bus, and registers in addition to a 16 bit ALU and 24 but external data bus. This external data bus was expanded to 32 bits on later CPUs. The 68000 started with 56 instructions with a minimum size of 16 bits each. The architecture developers attempted to create a nearly orthogonal instruction set design. Orthogonal instruction sets are designed to allow almost all address modes to be available to almost all instructions. Meaning that an assembly programmer needed to only remember a relatively few instructions and few addressing modes instead of remembering multiple instructions that functionally do the same thing. For example, additions instructions where the operands are loaded from registers, and from memory are the same, the addressing mode is simply different. From an assembly level, this orthogonality holds true, but from a bit level it is not. This was a compromise implemented by the architecture designers to allow for easy assembly programming while also allowing them to fill in the instruction table to reduce size. Some idiosyncrasies about the 68k instruction set include that fact that it does not include an equivalent to x86’s CPUID, and the fact that because the instruction set is orthogonal, the number of cycles for an instruction can depend on the source of the instructions data. Most instructions are also dyadic, meaning they that they have a source, and destination, and the result of the operation is stored in the destination.

The Motorola 68000 is a Big Endian architecture, with 8 32 bit data registers, 7 32 bit address registers, and a 32 bit program counter. The last address register also acts as the stack pointer as well. For the time when the 68k architecture was initially released, this was considered a good number of registers. Allowing for fast interrupt response due to only 15 registers needing to be moved and the fact that most calculations could be done within the CPU not needing to go to main memory to retrieve data. The 68k architecture also includes a status register with bit flags such as carry, zero, extend, overflow, and negative. Motorola 68k CPU’s have two privileged levels when running programs, these being user and supervisor mode. The main difference between the two modes is that code being run in supervisor mode has access to interrupt level controls, while code running in user mode does not. While user code does not have access to interrupt controls, it does have access to the supervisor bit which is also stored in the status register. One additional difference between user and supervisor privilege modes is that supervisor has a separate stack pointer, permitting a small level of multitasking. Starting with the 68020, Motorola added a true cache of 256 bytes and a three stage pipeline not seen in previous processors in the family.

In regards to memory, the original 68000 had an external 24 bit address bus meaning that it can only address 16MB of memory. On later 68k CPUs the external address bus was expanded to 32 bits allowing for a theoretical 2GB to be addressed. While the external memory bus on the original 68000 was only 24 bits, it maintained a 32 bit internal address bus. The architecture designers did this in order to allow for froward compatibility of software. While this was the hope, many software applications took advantage of the extra 8 internal address bits in the 68000, meaning that the software could potentially have problems running on later processors. The 68000 did not support virtual memory, though some UNIX workstations were produced that used multiple 68000s and interrupts to allow for working virtual memory. Starting with the 68020, the architects implemented support for multiple co-processors through TAS, CAS, and CAS2 with the 68020 being able to support up to 8 co-processors.

While the Motorola 68k family may not be anything impressive by today’s standards, when it was introduced the architecture was a major contender to x86. CPUs from the 68k family were found in many desktops of the 1980s and 1990s and still hold a spot in my heart today, as I continue to own, and refurbish Macintosh’s from the 68k era. Even with the popularization of ARM, and it’s takeover of printer processors people still find uses for the 68000 in embedded systems and other applications.

<https://en.wikipedia.org/wiki/Motorola_68000>

[https://archive.org/stream/byte-magazine-1986-09/1986\_09\_BYTE\_11-09\_The\_68000\_Family#page/n191/mode/1up](https://archive.org/stream/byte-magazine-1986-09/1986_09_BYTE_11-09_The_68000_Family%22%20%5Cl%20%22page/n191/mode/1up)

<http://segaretro.org/M68000>

<https://www.nxp.com/docs/en/reference-manual/M68000PRM.pdf>

<http://www.cpu-world.com/CPUs/68000/index.html>

<http://www.dauniv.ac.in/downloads/CArch_PPTs/CompArchCh04L07InstructionSetFeatures.pdf>